

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 103 898 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
30.05.2001 Bulletin 2001/22

(51) Int. Cl.⁷: G06F 15/78, G06F 12/08

(21) Application number: 00307666.8

(22) Date of filing: 05.09.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: Wakimoto, Yasuhiro
Nakahara-ku, Kawasaki-shi, Kanagawa 211 (JP)

(74) Representative:
Stebbing, Timothy Charles et al
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(30) Priority: 04.11.1999 JP 31332399


(71) Applicant: FUJITSU LIMITED
Kawasaki-shi, Kanagawa 211-8588 (JP)

(54) Microprocessor and memory

(57) A main memory (2) and a higher-speed local memory (3) are externally connected to a microprocessor (1). An entire load module is developed in the main memory (2). A part or all of the instruction codes in the load module developed in the main memory (2) are stored in the local memory (3). A memory management unit for data (63) converts a logical address of the entire load module into a physical address of the main mem-

ory (2). A memory management unit for instructions (62) converts a logical address of the instruction code stored in the local memory (3) into a physical address of the local memory (3). A CPU core gains the instruction code from the local memory (3) at the time of execution of the instruction.

FIG.1



EP 1 103 898 A2

Description

[0001] The present invention relates to a microprocessor and a memory (memory system or memory device) for use in a computer or peripheral equipment of a computer.

[0002] A microprocessor is generally incorporated in devices that perform image processing requiring high performance. Examples of such devices are laser beam printers or image recognizing apparatuses. Instruction codes and data such as constants or initial values required for the image processing are stored in a main memory provided outside of the microprocessor. This microprocessor also includes therein a cache memory. The microprocessor performs the processing basically by using the instruction codes and the data stored in the main memory or the cache memory.

[0003] In order to distinguish data in the narrow sense signifying numerical data such as constants or initial values (including characters) from data in the broad sense including instruction codes in addition to the data in the narrow sense, in this specification the data in the broad sense is simply referred to as "data" while the data in the narrow sense is referred to as "numerical data."

[0004] In general, the cache memory constitutes a logical memory hierarchy with the main memory. The main memory is constituted of a typical DRAM (a dynamic RAM) or the like. The cache memory is constituted of an SRAM (a static RAM) or the like which can be accessed faster as compared to the main memory.

[0005] The accessed instruction code or numerical data is stored in the cache memory together with instruction codes or numerical data already stored therein. If the instruction code or numerical data stored in the cache memory is accessed, the instruction code or numerical data is read not from the main memory but the cache memory. Consequently, since the frequency of accesses to the slow main memory is reduced, the processing speed increases.

[0006] A physical address in the main memory and a physical address in the cache memory are assigned to the instruction code or numerical data stored in the cache memory. Naturally, both the physical addresses are different from each other. If the instruction code or numerical data to be accessed is not present in the cache memory when the cache memory is accessed, then the physical address of the main memory is designated. By contrast, if the instruction code or numerical data to be accessed is present in the cache memory, the physical address of the cache memory is designated.

[0007] Such address conversion is automatically performed by address conversion means called a tag register and a cache control unit incorporated in a processor. Therefore, a programmer need not pay any attention to the presence of the cache memory. Similarly, the microprocessor incorporates therein memory manage-

ment units (MMUs) so as to control access to the main memory.

[0008] These address conversion means set one physical address within a certain logical address range. Simultaneously with this, the address conversion means define common access attributes and the like within the set range. A load module includes the instruction code or the numerical data for use in executing the instruction code which has a different type of access. However, the address conversion means in a part of a cache control unit and the memory management unit handles the instruction code and the numerical data in the same manner without any distinction.

[0009] However, in a memory access mechanism using the above-described cache memory, if the data to be processed becomes vast, for example, as in the case of image processing, the cache memory is frequently rewritten. Consequently, the local instruction code or numerical data, for which the cache memory in itself should function effectively, may be swapped out of the cache memory. Therefore, the hit rate of the cache memory is decreased, so that the effect of high-speed processing cannot be sufficiently produced. Further, if the capacity of the main memory is increased so as to incorporate large amount of data then its access speed decreases.

[0010] Use of high-speed and large-capacity cache memory can prevent the cache memory from being frequently rewritten even in the case where the large scale data is processed. However, such a high-speed and large-capacity memory is expensive. In contrast, use of an inexpensive memory of a large capacity may sacrifice access time.

[0011] It is a consideration of the invention to provide a microprocessor and a memory, in which instructions or data of high locality (frequently used data) can be efficiently accessed even if a large amount of data having low locality (infrequently used data) is processed, for example, as in the case of image processing.

[0012] According to a first aspect of the present invention there is provided a microprocessor having a first memory unit (a main memory) and a second memory unit (a local memory) externally connected to the microprocessor. An entire load module is developed in the first memory unit (the main memory). Here, the load module includes instruction codes, data (numerical data) such as constants or initial values and working region dedication.

[0013] In the second memory unit are stored a part or all of the instruction codes in the load module developed in the first memory unit (the main memory) by copying or writing them. The size of the instruction code stored in the second memory unit (the local memory) is set to be equal to or smaller than the capacity of the second memory unit (the local memory).

[0014] Further, a first address conversion unit (a memory management unit for data) and a second address conversion unit (a memory management unit

for instructions) are provided. The first address conversion unit (the memory management unit for the data) converts a logical address of the entire load module into a physical address of the first memory unit (the main memory). The second address conversion unit (the memory management unit for the instructions) converts a logical address of the instruction code in the load module into a physical address of the second memory unit (the local memory).

[0015] The first memory unit (the main memory) is constituted of a memory of a large capacity such as a DIMM (a dual inline memory module). The second memory unit (the local memory) is a memory which is smaller in capacity than the first memory unit (the main memory) but is operated at a higher speed, such as a single high-speed synchronous DRAM.

[0016] Thus, according to the present invention, when the microprocessor executes an instruction, it gains the instruction code from the high-speed second memory unit (the local memory). Then, the microprocessor executes the instruction. The instruction code is generally high in locality. Therefore, even if the second memory unit (the local memory) is a memory of a small capacity, the effect of a higher speed can be sufficiently produced.

[0017] By contrast, the large-scale data used in image processing or the like is generally low in locality. Therefore, even if such data is allocated and transferred to the small-capacity second memory unit (the local memory), the effect of a higher speed cannot be sufficiently produced due to a loss caused by frequent transferring. Thus, the entire load module is stored in the large capacity first memory unit (the main memory).

[0018] There are some working data, such as a stack, which are high in locality. Such working data being high in locality may be stored in the second memory unit (the local memory). In this case, the second address converting unit (the memory management unit for the instructions) converts a logical address of the working data such as a stack into a physical address of the second memory unit (the local memory).

[0019] Other aspects of the invention are as defined in the accompanying independent claims.

[0020] A detailed description of a preferred embodiment of the present invention will now be given, by way of example, with reference to the accompanying drawings, in which:

Fig. 1 is a block diagram showing one example of a memory (memory system or memory device) according to the present invention;

Fig. 2 is a block diagram showing one example of the detailed configuration of a microprocessor according to the present invention;

Fig. 3 is a schematic diagram showing the configurations of memory management units incorporated in the microprocessor shown in Fig. 2;

Fig. 4 is a schematic diagram showing the manner

in which a logical address space is mapped to a physical address space by the effect of address conversion by the memory management units shown in Fig. 3; and

Fig. 5 is a schematic diagram showing the respective mapping results of the entire load module and instruction codes.

[0021] Fig. 1 is a block diagram showing one example of a memory according to the present invention. This memory comprises a microprocessor (MPU) 1, a main memory 2 serving as the first memory unit and a local memory 3 serving as the second memory unit.

[0022] The microprocessor 1 is connected to the main memory 2 via an external bus 41, a bus bridge 5 and another external bus 42. Moreover, the microprocessor 1 is connected to the local memory 3 via an external bus 43.

[0023] The main memory 2 is constituted of an ordinary DRAM such as a DIMM of a large capacity. The local memory 3 is constituted of a synchronous DRAM (an SDRAM) which is smaller in capacity than the main memory 2 but can be operated at high speed.

[0024] Furthermore, the microprocessor 1 is connected to a peripheral circuit, not shown, via the external bus 41, the bus bridge 5 and an external bus 44. The microprocessor 1 includes a core 11 which performs arithmetic calculations, a cache memory 12 which stores therein instruction codes or data, and a bus interface 13 connected to the external buses 41 and 43.

[0025] Addresses or data are bidirectionally transferred between the microprocessor 1 and the main memory 2 via the external buses 41, 42 and the bus bridge 5. Addresses or instruction codes are bidirectionally transferred between the microprocessor 1 and the local memory 3 via the external bus 43. Data is bidirectionally and directly transferred between the main memory 2 and the local memory 3 via the external buses 41 and 43 by way of the bus interface 13.

[0026] Fig. 2 is a block diagram showing one example of the detailed configuration of the microprocessor 1.

[0027] The microprocessor 1 comprises a central processing unit (CPU) core 6, a clock generator 71, a bus interface unit 72, a debug support unit 73, an SDRAM bus interface 74, and a system bus interface 75.

[0028] The CPU core 6 includes, for example, six instruction executing units 61a, 61b, 61c, 61d, 61e and 61f, a memory management unit 62 for instructions serving as the second address conversion unit and a memory management unit 63 for data serving as the first address conversion unit.

[0029] The CPU core 6 develops the entire load module in the main memory 2 (see Fig. 1). The CPU core 6 also copies, to the local memory 3, a part or all of the instruction codes in the load module developed in the main memory 2. Consequently, the CPU core 6 is

equipped to function as a copying unit. The size of the instruction code to be copied to the local memory 3 is set to be equal to or smaller than a capacity of the local memory 3.

[0030] The memory management unit 63 for the data assigns a physical address of the main memory 2 to a logical address of the entire load module developed in the main memory 2. The memory management unit 62 for the instructions assigns a physical address of the local memory 3 to a logical address of the instruction code copied to the local memory 3.

[0031] Furthermore, the CPU core 6 includes an instruction cache 64 and a data cache 65 constituting the cache memory 12 shown in Fig. 1. The memory management unit 62 for the instructions or the memory management unit 63 for the data and the instruction cache 64 or the data cache 65 are connected to each other via a data bus 66 for the instruction codes, an address bus 67 for the instruction codes, an address bus 68 for the data and a data bus 69 for the data.

[0032] The CPU core 6 is connected to the SDRAM bus interface 74 or the system bus interface 75 via internal buses 81, 82, 83 and 84, the bus interface unit 72 and internal buses 85 and 86. The external bus 43 to which the local memory is connected, is connected to the SDRAM bus interface 74. The external bus 41 to which the main memory is connected, is connected to the system bus interface 75. The SDRAM bus interface 74 and the system bus interface 75 are connected to each other via an internal bus 87.

[0033] The bus interface unit 72 compares a previously set physical address range with an access request from the CPU core 6. As a result, the system bus interface 75 is actuated when the access request from the CPU core 6 corresponds to the physical address of the main memory 2.

[0034] On the other hand, the SDRAM bus interface 74 is actuated when the access request from the CPU core 6 corresponds to the physical address of the local memory 3. Consequently, a region corresponding to the external bus 43 connected to the local memory 3 and a region corresponding to the external bus 41 connected to the main memory 2 are assigned to arbitrary physical addresses.

[0035] The clock generator 71 generates an internal clock based on an external clock, and then, supplies the generated clock to the CPU core 6 and the bus interface unit 72. The debug support unit 73 is connected to a not shown ICE (an in-circuit emulator) via an interface.

[0036] Fig. 3 is a schematic diagram showing the configurations of the memory management units 62 and 63.

[0037] The memory management units 62 and 63 include a plurality of logical address regions 62a, ..., 62j and 62k for storing logical addresses therein, a plurality of physical address regions 63a, ..., 63j and 63k for storing physical addresses therein and a plurality of comparators 60a, ..., 60j and 60k.

[0038] In case of the memory management unit 63 for the data, logical addresses relating to the load module developed in the main memory 2 are stored in the logical address regions 62a, ..., 62j and 62k. On the other hand, in case of the memory management unit 62 for the instructions, logical addresses relating to the instruction codes stored in the local memory 3 are stored in the logical address regions 62a, ..., 62j and 62k. Physical addresses assigned to the logical addresses stored in the respective logical address regions 62a, ..., 62j and 62k are stored in the physical address regions 63a, ..., 63j and 63k.

[0039] The comparators 60a, ..., 60j and 60k compare a logical address 91b with an access request from the CPU core 6 with each of the logical addresses stored in the logical address regions 62a, ..., 62j and 62k.

[0040] Here, the memory management units 62 and 63 may include a mechanism for selecting the relationship between the logical address and the physical address from a plurality of different settings based on the instruction being executed, and therefore, may set two or more kinds of different physical addresses with respect to the same logical address.

[0041] This is effective in the case where, for example, the content of a certain instruction code is an instruction to refer to its own address, i.e., an address in the main memory 2 of the instruction code (for example, an instruction of a word effect address). In other words, the CPU core 6 reads the instruction code from the local memory 3, and then executes it. The CPU core 6 can gain an absolute address in reference to the main memory 2.

[0042] Moreover, the memory management units 62 and 63 may include a mechanism capable of selecting a plurality of different relationships between the logical addresses and the physical addresses based on information on a process number or the like stored at the time of accessing, and therefore, may set two or more kinds of different physical addresses with respect to the same logical address.

[0043] This is effective in the case where a plurality of tasks are performed in parallel in the case of, for example, a so-called multi-task. In other words, the CPU core 6 reads the instruction code from the local memory 3 with respect to a task of a high priority. In case of the instruction code relating to a task of a low priority, the CPU core 6 can read the instruction code from the main memory 2.

[0044] Furthermore, the memory management units 62 and 63 may include a mechanism capable of selecting the different relationships between the logical addresses and the physical addresses depending on an access timing, and therefore, may set two or more kinds of different physical addresses with respect to the same logical address.

[0045] This is effective in executing an instruction code in which a priority is high within a predetermined

period while the priority becomes lower after a lapse of time. In other words, when the CPU core 6 executes a certain instruction code, the CPU core 6 can read the instruction code from the local memory 3 during the period of high priority. On the other hand, it can read the instruction code from the main memory 2 as the priority becomes lower.

[0046] Subsequently, operation of the microprocessor will be explained. In the beginning, when the module is loaded, the entire load module is developed in the main memory 2 by the CPU core 6. Furthermore, the instruction codes in the load module are copied to the local memory 3 in a size equal to or smaller than the capacity of the local memory 3.

[0047] In the case of the memory management unit 63 for the data, the logical addresses of the entire load module developed in the main memory 2 are stored in the logical address regions 62a, ..., 62j and 62k. Further, the physical addresses corresponding to the logical addresses stored in the logical address regions 62a, ..., 62j and 62k are stored in the physical address storing regions 63a, ..., 63j and 63k.

[0048] In the same manner, in the case of the memory management unit 62 for the instructions, the logical addresses of the instruction codes stored in the local memory 3 are stored in the logical address regions 62a, ..., 62j and 62k. Furthermore, the physical addresses corresponding to the logical addresses stored in the logical address regions 62a, ..., 62j and 62k are stored in the physical address storing regions 63a, ..., 63j and 63k.

[0049] Upon an access request from the CPU core 6, the logical address requested by the CPU core 6 is compared with each of the logical addresses stored in the logical address regions 62a, ..., 62j and 62k by the respective comparators 60a, ..., 60j and 60k in the memory management unit 63 for the data and the memory management unit 62 for the instructions. These comparisons are simultaneously carried out in the comparators 60a, ..., 60j and 60k.

[0050] If the logical address requested by the CPU core 6 matches with any one out of the logical addresses stored in the logical address regions 62a, ..., 62j and 62k, the memory management units 62 and 63 output a physical address corresponding to a physical address 92b in accordance with the logical address 91b. If the logical address requested by the CPU core 6 does not match with any logical address stored in the logical address regions 62a, ..., 62j and 62k, the memory management units 62 and 63 output logical addresses 91a and 91c as physical addresses 92a and 92c as they are.

[0051] The above-described address conversion represents mapping of a logical address space 91 to a physical address space 92 in a segment unit. Fig. 4 schematically shows the mapping manner.

[0052] Fig. 5 is a schematic diagram showing mapping manners different between the entire load module

and the instruction codes included in the load module. The entire load module including the instruction codes, the numerical data and the working regions is developed in the main memory 2. For example, in the illustrated example, a logical address "0350" of a memory address register (an MAR) is mapped to a physical address "1000 to 1399" corresponding to the main memory 2.

[0053] By contrast, the instruction code in the load module is developed in the local memory 3. For example, in the illustrated example, a logical address "0080" of a program counter (a PC) is mapped to a physical address "2000 to 2099" corresponding to the local memory 3.

[0054] In the case where the CPU core 6 is to execute an instruction in excess of the size of the instruction code stored in the local memory 3, the memory management unit 62 for the instructions detects an address conversion error by the effect of a page error hit function. Therefore, the instruction codes within an appropriate range including the instruction code requested at that timing are transferred from the main memory 2 to the local memory 3.

[0055] The memory management unit 62 for the instructions updates the addresses stored in the logical address regions 62a, ..., 62j and 62k to logical addresses for the newly transferred instructions codes. In accordance with this, the physical addresses in the physical address regions 63a, ..., 63j and 63k also are updated. In this manner, the instruction codes stored in the local memory 3 are updated, so that the CPU core 6 keeps executing the instructions. Incidentally, even if a new instruction code is transferred during the execution of the instruction, a loss can be suppressed to a low level since the locality of the instruction code is high.

[0056] According to the present invention, the entire load module is developed in the large capacity main memory 2 connected externally to the microprocessor 1. A part or all of the instruction codes in the load module developed in the main memory 2 are stored in the high-speed local memory 3 connected externally to the microprocessor 1. Consequently, even in the case where large scale non-local data for use in the image processing or the like is loaded, the instruction code inside the high-speed local memory 3 can be executed at a high speed.

[0057] Furthermore, the provision of the local memory 3 can reduce the accesses to the main memory, thereby saving power consumption. Moreover, an inexpensive low-speed memory can be used as the main memory 2, so that an increase in cost can be suppressed in spite of the enhancement of processing performance.

[0058] Although it is mentioned above that the instruction codes are stored in the local memory 3, the present invention is not limited to this. Any data such as numerical data may be stored in the local memory 3 as long as the data is high in locality.

[0059] Furthermore, although it is mentioned above that the instruction codes in the load module developed in the main memory 2 are copied to the local memory 3, the present invention is not limited to this. The load module is developed in the main memory 2, and further, the instruction codes may be stored in the local memory 3.

[0060] Thus, according to the present invention, the entire load module is developed in the first memory unit of a large capacity. A part or all of the instruction codes in the load module are stored in the second memory unit of a high speed. Thus, even in the case where the load module including the non-local data of a large scale for use in image processing or the like is loaded, the instruction code inside the second memory unit can be executed, thus enhancing the processing performance of the entire system.

[0061] Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

Claims

1. A microprocessor to which a plurality of memory units having physical addresses different from each other are externally connected, said microprocessor comprising:

a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit;
 a copying unit which copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and
 a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code copied to said second memory unit.

2. A microprocessor to which a plurality of memory units having physical addresses different from each other are externally connected, said microprocessor comprising:

a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit;
 a storage unit which stores an instruction code from said load module stored in said first mem-

ory unit to a second memory unit out of said plurality of memory units; and

a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code stored in said second memory unit.

3. The microprocessor according to claim 1 or 2, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.
4. The microprocessor according to claims 1, 2 or 3, wherein said load module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

5. A memory comprising:

a plurality of memory units having physical addresses different from each other;
 a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memories to a logical address of a load module stored in said first memory unit;
 a copying unit which copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and
 a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code copied to said second memory unit.

6. A memory comprising:

a plurality of memory units having physical addresses different from each other;
 a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit;
 a storage unit which stores an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and
 a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code stored in said second memory unit.

7. The memory according to claim 5 or 6, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.
8. The memory according to claims 5, 6 or 7, wherein said load module stored in said first memory unit includes data for image processing and instruction codes for image processing.
9. The memory according to claims 5, 6, 7 or 8, wherein the access speed of said second memory unit is faster than the access speed of said first memory unit.
10. The memory according to any of claims 5 to 9, wherein said second memory unit is constituted of a synchronous DRAM.

5

10

15

20

25

30

35

40

45

50

55

FIG.1






FIG. 2









FIG.5





(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 103 898 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
26.11.2003 Bulletin 2003/48

(51) Int Cl.7: **G06F 12/06, G06F 12/10**

(43) Date of publication A2:
30.05.2001 Bulletin 2001/22

(21) Application number: **00307666.8**

(22) Date of filing: **05.09.2000**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: **Wakimoto, Yasuhiro**
Nakahara-ku, Kawasaki-shi, Kanagawa 211 (JP)

(74) Representative: **Stebbing, Timothy Charles et al**
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)


(30) Priority: **04.11.1999 JP 31332399**

(71) Applicant: **FUJITSU LIMITED**
Kawasaki-shi, Kanagawa 211-8588 (JP)

(54) **Microprocessor and memory**

(57) A main memory (2) and a higher-speed local memory (3) are externally connected to a microprocessor (1). An entire load module is developed in the main memory (2). A part or all of the instruction codes in the load module developed in the main memory (2) are stored in the local memory (3). A memory management unit for data (63) converts a logical address of the entire

load module into a physical address of the main memory (2). A memory management unit for instructions (62) converts a logical address of the instruction code stored in the local memory (3) into a physical address of the local memory (3). A CPU core gains the instruction code from the local memory (3) at the time of execution of the instruction.

FIG.1**EP 1 103 898 A3**



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 00 30 7666

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IntCl.7)
X	EDENFIELD R ET AL: "The 68040 on-chip memory subsystem" COMPUTER SOCIETY INTERNATIONAL CONFERENCE (COMPCON). SPRING MEETING, LOS ALAMITOS, FEB. 26 - MAR. 2, 1990, LOS ALAMITOS, IEEE COMP. SOC. PRESS, US, vol. CONF. 35, 26 February 1990 (1990-02-26), pages 264-269, XP010018340 ISBN: 0-8186-2028-5 * page 266, right-hand column, line 45 - line 50 * * page 269, left-hand column, line 43 - line 54 *	1-10	G06F12/06 G06F12/10
A	US 5 802 554 A (DOUGLIS FREDERICK ET AL) 1 September 1998 (1998-09-01) * abstract *	1-10	
A	US 5 845 311 A (MAGGONTY JEAN-MARC ET AL) 1 December 1998 (1998-12-01) * column 2, line 7 - line 11 *	1-10	
A	FUCCIO M L ET AL: "THE DSP32C: AT&T'S SECOND-GENERATION FLOATING-POINT DIGITAL SIGNAL PROCESSOR" IEEE MICRO, IEEE INC. NEW YORK, US, vol. 8, no. 6 INDEX, 1 December 1988 (1988-12-01), pages 30-47, XP000118922 ISSN: 0272-1732 * page 32; figure 2 * * page 40, right-hand column, line 28 - line 58 *	1-10	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 1 October 2003	Examiner Bosch Vivancos, P
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document		T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding document	

EPO FORM 1507 03 02 (11/04/01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 30 7666

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

01-10-2003

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 5802554	A	01-09-1998	JP	8314794 A		29-11-1996
US 5845311	A	01-12-1998	FR	2732134 A1		27-09-1996
			DE	69619417 D1		04-04-2002
			DE	69619417 T2		31-10-2002
			EP	0733977 A1		25-09-1996

EPO FORM P0453

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

This Page Blank (uspto)